An Array Architecture for Recon gurable Datapaths
نویسندگان
چکیده
A reconngurable architecture is proposed for prototyping datapath designs. The design consists of a regular array of identical lookup-table-based tiles. Tiles in one dimension can be mapped as pipe stages of a datapath. Tiles in the other dimension correspond to the width of the datapath. The design has been veriied through a VHDL description of the tile array with a SPARC CY7C601 datapath executing simple C benchmarks.
منابع مشابه
Title: Architecture Design of Recongurable Pipelined Datapaths Contact Author: Architecture Design of Recongurable Pipelined Datapaths
This paper examines recon gurable pipelined datapaths (RaPiDs), a new architecture style for computationintensive applications that bridges the cost/performance gap between general purpose and application speci c architectures. RaPiDs can provide signi cantly higher performance than general purpose processors on a wide range of applications from the areas of video and signal processing, scienti...
متن کاملRaPiD { A Con gurable Computing Architecture for Compute - Intensive Applications
Con gurable computers have attracted considerable attention recently because they promise to deliver the performance of application-speci c hardware along with the exibility of general-purpose computers. Unfortunately, con gurable computing has had rather limited success to date. We believe that the FPGAs currently used to construct con gurable computers are too general to achieve good cost-per...
متن کاملArchitecture for Compute - Intensive Applications
Con gurable computers have attracted considerable attention recently because they promise to deliver the performance of application-speci c hardware along with the exibility of general-purpose computers. Unfortunately, con gurable computing has had rather limited success to date. We believe that the FPGAs currently used to construct con gurable computers are too general to achieve good cost-per...
متن کاملReconngurable Computing: Architectures, Models and Algorithms Current Science: Special Section on Computational Science
ion Mapping Parameters Scheduling Figure 2: Traditional Design Synthesis Approach and the Model-based Approach One major problem in using FPGAs to speed-up a computation is the design process. The \standard CAD approach" used for digital design is typically employed (see Figure 2). The required functionality is speci ed at a high level of abstraction via an HDL or a schematic. FPGA libraries sp...
متن کاملA Quantitative Analysis of Reconfigurable Coprocessors for Multimedia Applications
Recently, computer architectures that combine a recon gurable (or retargetable) coprocessor with a general-purpose microprocessor have been proposed. These architectures are designed to exploit large amounts of ne grain parallelism in applications. In this paper, we study the performance of the recon gurable coprocessors on multimedia applications. We compare a Field Programmable Gate Array (FP...
متن کامل